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Abstract— This paper presents a novel design of analog window
comparator circuit. The comparator can adaptively adjust its
error threshold according to the magnitude of input signal
levels. In addition, the circuit can be digitally programmed to
realize different error threshold adapting schemes. The design
is fabricated using a 0.18µ CMOS technology. Testing results of
the fabricated chip are also presented.
I. INTRODUCTION
Analog window comparators are widely used in analog
testing applications [1], [2], [3]. Such circuits monitor the
difference between signals under scrutiny and report circuit
malfunctions when signal difference exceeds its normal range.
An analog window comparator usually contains two analog
inputs and a digital output. Its output switches from one
logic value to the other when the difference between window
comparator inputs exceeds the range of [−V, V], where V is
referred to as the window comparator error threshold.
There are three types of window comparator error thresh-
olds, namely constant, relative, and adaptive error thresholds.
In the first category [4], [5], [6], [7], [8], [9], [10], [11], [12],
the error threshold of a window comparator is constant regard-
less of its input signal levels. This type of window comparators
quickly lose their fault-detection capabilities when signals
being monitored become small. While window comparators
with relative error thresholds [8], [13] overcome such problems
by making their error thresholds proportional to input signal
levels, the drawback associated with the relative error thresh-
old scheme is that error thresholds become too small when
window comparator inputs are close to the signal ground level.
Thus, small differences caused by tolerable circuit mismatches
may be incorrectly identified as faults. Analog checkers with
adaptive error thresholds are presented in [13], [14], [15].
They use a pair of inverters to digitize the amplified input
difference. The adaptive error threshold is implemented by
dynamically adjusting the impedance of the pull-up paths of
the two inverters according to input signal levels. Improved
concurrent error detection capabilities have been reported with
using these comparators.
In many analog online testing applications, a single analog
window comparator is time-shared to test different parts of
the circuit [1], [16], [17]. To achieve high fault detection
capabilities, the error threshold of the comparator is preferred
to be attuned to the characteristics of the sub circuit under
test. Most of the previously proposed window comparators do
not provide the flexibility to program the error threshold after
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Fig. 1. Adaptive threshold
the circuit design is complete. Although a mechanism to vary
the comparator threshold is presented in [1], the technique is
applicable to the constant error threshold scheme only. In this
paper we present a fully programmable window comparator
with adaptive error threshold.
The implemented adaptive error threshold is shown in
Figure 1. When its input signals are large, the proposed
window comparator uses the relative error threshold scheme.
If the window comparator experiences small input signals, it
switches to the constant error threshold method. By adaptively
selecting error thresholds, the proposed window comparator
will efficiently detect circuit faults no matter input signals
being large or small.
For the convenience of discussion, we assume input signals
are centered at the signal ground level Vsg and the maximum
peak-to-peak value of the input is 2 · VA. We refer to the
region that the comparator has a constant error threshold as
the flat band region. The voltage, VF , at which the window
comparator switches from the constant error threshold mode
to the relative error threshold mode, is called flat band voltage.
The ratio of VF to VA is called flat band ratio and denoted
by symbol R. In addition, the comparator error threshold in
the constant threshold region is defined as the minimum error
threshold V min . The slope of the error threshold curve in the
relative error threshold region is called threshold gain g. An
appealing feature of the proposed design is that parameters
R, V min , and g, which characterize the comparator threshold
adapting schemes, can be digitally programmed. This flexibil-
ity makes the proposed circuit extremely desirable in various
analog online testing applications.
The rest of the paper is organized as follows. Section 2
describes the proposed design. Section 3 presents experimental
results and the paper is concluded in Section 4.
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Fig. 2. Proposed checker circuit
II. CIRCUIT DESCRIPTION
The proposed design consists of an adaptive biasing circuit
and a checker circuit whose error threshold can be pro-
grammed through its biasing current.
A. Checker circuit
The checker circuit, as shown in Figure 2, is comprised of
a differential input pair and four current mirrors. Transistors
N1 and N2 constitute the differential pair. PMOS devices
P1 ∼ P6, which have the same size, implement two sets of
PMOS current mirrors. Transistors N4 and N7, N5 and N6,
realize two NMOS current mirrors with a current gain of m
(the size of N6 and N7 is m times larger than that of N4
and N5). Assume the current flowing through N3 is Ib. When
both checker inputs are at the same level, N1, N2, N4, N5, and
P1 ∼ P6 are in their saturation regions; and all the currents
flowing through these transistors are Ib2 . N6 and N7, working
in their linear regions, pull voltages at nodes A and B close
to ground, driving the checker output to logic 1.
Without losing generalities, assume checker input Vin1
becomes larger than input Vin2. Consequently, currents flowing
through N1 and N2 become Ib2 + i and
Ib
2 − i, where i is the
current variation caused by the difference between checker
inputs. When Ib2 + i > m · ( Ib2 − i), the voltage at node A is
pushed close to VDD and, hence, the checker output switches
to logic 0.
Assuming that IDS and VGS relations of N1 and N2 follow
the perfect square-law, the checker error threshold can be
derived as:
V =
√
2 · Ib
µn · Cox · (W/L)N1,2 ·
√
1−
√
1− (m− 1
m + 1
)2 (1)
where µn is the carrier mobility; Cox is the transistor gate unit
capacitance; and (W/L)N1,2 is the size of N1 and N2.
The above equation shows that the comparator threshold can
be adjusted by varying the value of m. A modified comparator
circuit with programmable m values is shown in Figure 3.
In the modified design, programmable current mirror (PCM)
circuits replace the simple current mirrors (N4 ∼ N7) used
in the original design. The output branch of a PCM circuit
consists of five current sink paths. Three of them can be
turned on or off depending on digital signals Q1,Q2,Q3,
which represent a 3-bit thermometer code. The other two
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Fig. 3. Modified checker circuit
paths are always on to keep the minimum value of m as 2.
A binary to thermometer code encoder converts two digital
programming inputs to thermometer code Q1,Q2,Q3. Assume
all the transistors in PCM circuits have the same size, m can
be programmed from 2 to 5. Consequently, the comparator
error threshold can be scaled by factors ranging from 0.24 to
0.5.
B. Programming adaptive biasing circuit
Equation (1) also indicates that the checker error threshold
is proportional to the square root of its biasing current.
To achieve the adaptive error threshold shown in Figure 1,
the biasing current should be proportional to the square of
the input magnitude when the input is in the relative error
threshold region. When the input is in the constant threshold
region, the biasing current should be a constant.
The proposed biasing circuit is given in Figure 4. It in-
cludes three current generation blocks, labeled as U1, U2, and
U3. Transistors M16-M30 generate the output biasing current
according to the following equation.
Ib =


Imin for Vsg − Vf < Vin < Vsg + Vf
w · Ip for Vin < Vsg − Vf
w · In for Vin > Vsg + Vf
(2)
where Ip and In are output currents of U1 and U2 respectively.
w is the scaling factor that is controlled by programmable
inputs a and b. When checker input Vin is within the flat
band region, w · Ip (or w · In) are smaller than Imin. In this
case, transistor M15 will drain current to make sure Ib = Imin.
Hence, the checker has a constant error threshold.
If Vin is greater than signal ground level Vsg , M8 in U2 is
off and M1 in U1 conducts current. After Vin leaves the flat
band region, w · In becomes larger than Imin. Subsequently,
M15 is off and Ib = w ·In. In the design, IQ is very small and
all the transistors in U1 are in their saturation regions. Thus,
3873
Authorized licensed use limited to: Southern Illinois University Carbondale. Downloaded on May 29, 2009 at 11:59 from IEEE Xplore.  Restrictions apply.
M10
M11
U
M9
M12
M8
A
Vsg Vin
IQ
2
M17
M16
VDD
Ib
M13
M14
U
M15
Imin
3
Z
M22
M23
M24
M25
M26
M27
M28
M29 M30
M18
M19
M20
M21
P1 P2 P3 P1 P2 P3
U
Vsg M3
M5
M6
M7
Vin
M1
Vx
M4
M2
A
Vy
Vg
IQ
1
Thermo
encoder
a
b
P1
P2
P3
Fig. 4. Proposed adaptive biasing circuit
Ib, which is the same as IDS1, can be derived as:
Ib =
µn · Cox
2
· w · (W/L)M1
1 + 1A ·
√
(W/L)M1
(W/L)M2
· (Vin − Vsg − Vt
A
)2 (3)
where Vt is the threshold of MOS devices and A is the gain
of the amplifier used in U1. Ignoring the term of VtA in the
above equation, the biasing current becomes proportional to
the square of the input magnitude (Vin − Vsg). As a result,
the checker has relative error thresholds. When Vin is smaller
than Vsg and out of the flat band region, the biasing current
Ib, which will be generated by U2, is also proportional to the
square of the input signal magnitude to implement relative
error thresholds. Note that the technogy parameters (µn and
Cox) in comparator threshold equation will be cancelled when
substitute Ib into Equation (1). Thus, the comparator threshold
becomes independent of technology parameters.
The programmability of the biasing circuit is realized by
controlling the scaling factor w. A binary to thermometer code
encoder circuit converts 2-bit programming inputs a and b to
3-bit thermometer code P1,P2, P3, which control the status of
the current sinking paths in the PCM circuits. When a=0 and
b=0, all three programmable current sink paths are off. The
biasing current becomes independent of U1 and U2 outputs.
Thus the comparator circuit has a constant error threshold.
Note that varying w values changes both comparator threshold
gain and flat band ratio, because a large w value will cause
w · In, or w · Ip exceeds Imin early, and resulting a small flat
band ratio.
C. Amplifier gain requirement
The selection of amplifier circuits to be used in the biasing
circuit is discussed here. If the VtA term in Equation 3 is not
completely ignored, the expression of IDS1 can be re-written
as:
IDS2 ≈ ζ · [(Vin − Vsg)2 − 2 · (Vin − Vsg) · Vt
A
] (4)
where
ζ =
µn · Cox
2
· w · (W/L)M1
1 + 1A ·
√
(W/L)M1
(W/L)M2
(5)
Note that the square term (VtA )
2 is omitted due to its small
value. Inside the bracket at the right-hand side of Equation 4,
the first term represents the ideal value that will result in a
perfect current output; the second term represents a linear error
added to the ideal value. Thus, the relative error α1 of the
biasing circuit output can be written as:
α ≈ 2 · Vt
A · (Vin − Vsg) (6)
It is easy to see that α has its largest value when the input
signal is just beyond the flat band region. Thus, the largest α
can be written as:
αmax =
2 · Vt
VA
· 1
A · R (7)
We define the relative variation of analog checker error
thresholds as:
δ = |V(ideal)− V(real)
V(ideal)
| (8)
From equation(1)and (7),we find that to achieve a given δ
value the minimum amplifier gain requirement is:
Amin ≈ Vt
VA
· 1R · δ (9)
To validate the above analysis, current simulation are con-
ducted to find the maximum δ values with different amplifier
gains and flat band ratios. The findings, plotted in Figure 5,
are consistent with our analysis in Equation 9. According to
the above discussion, the amplifier gain does not need to be
very high. For example, assuming VA ≈ Vt, R = 1/5, and
δ = 10%, the required gain is around 50. Therefore, simple
single-stage amplifiers can be used in the biasing circuit. In
case that a very small δ needs to be achieved, a cascoded
circuit topology can be used to boost the amplifier gain. The
voltage swing at the amplifier output can be shown to be very
small. Thus, it is easy to design cascoded amplifiers for this
application even with low power supply.
III. EXPERIMENT RESULTS
The proposed circuits have been implemented using a 0.18µ
CMOS technology. Transistor sizes used in the checker circuit
are given in Figure 2. Single-stage differential amplifiers [18]
are used in the adaptive biasing circuit. The design requires a
single 3.3V power supply and the signal ground level is 1.65V.
Figure 6 shows a testing result of the fabricated chip. The
inputs of the checker are two sinusoidal signals with the same
magnitude, frequency, and phase. Vin1 is centered at the signal
1α =
|Ib(ideal)−Ib(real)|
|Ib(ideal)|
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Fig. 5. Effect of amplifier gain on maximum error
Fig. 6. measurement result of transient inputs
ground level. The offset voltage of Vin1 is 160 mV higher than
that of Vin2. Input Vin1 is also connected to the biasing circuit
to control the biasing current. It shows that this difference is
detected by the checker (checker output is logic 0) when the
signal values are close to the signal ground level. When the
inputs are close to their peak values, the same difference is
ignored by the checker due to its increased error threshold.
The programmability of the proposed design is also verified
by our testing results. Figure 7 shows measured comparator
thresholds at different input levels. The four curves in the fig-
ure correspond to the realized comparator error thresholds with
different digital values applied to the programmable inputs a
and b. Note that when both a and b are logic 0, a constant
error threshold is realized. With other digital programming
input values, the proposed adaptive error threshold scheme is
implemented. Also, the threshold gain and flat band ratio vary
according to the programmable inputs.
IV. CONCLUSIONS
A fully programmable analog window comparator with
adaptive error thresholds is developed and testing results of the
fabricated chip are presented. Factors affecting the accuracy of
the comparator error thresholds are discussed. The proposed
window comparator is capable of more effectively detecting
circuit faults in analog online testing applications.
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